

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5  
21A

211b




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11


23A

FIG. 12




FIG. 13


23B

FIG. 14




FIG. 15




FIG. 16





FIG. 17

Original sequential circuit



New sequential circuit




FIG. 18

D11 Connection information of original sequential circuit




FIG. 19




FIG. 20

D111 Connection information of original sequential circuit      D23 Master cell name list




FIG. 21

D11 Connection information of original D13 Slave cell name list  
sequential circuit





FIG. 22

D33 Connection information of variation detector




Generate difference information

D11 Connection information of original sequential circuit


```
xxAND CELL_X1 ( .A(NET01), .B(NET_X00), .Y(NET_X01));
xxAND CELL_X2 ( .A(NET02), .B(NET_X02), .Y(NET_X03));
xxOR CELL_Y1 ( .A(NET_Y00), .B(NET_Y01), .Y(CLK));
xxAND CELL_Y2 ( .A(NET_T02), .B(NET_Y03), .Y(NET_Y04));
....
```

Generate connection information

D52 Connection information of new sequential circuit



D43 Connection information of clock pulse generator



Generate difference information

D51 Difference information


```
xxAND CELL_X1 ( .A(NET01), .B(NET_X00), .Y(NET_X01));
xxAND CELL_X2 ( .A(NET02), .B(NET_X02), .Y(NET_X03));
xxOR CELL_Y1 ( .A(NET_Y00), .B(NET_Y01), .Y(CLK));
xxAND CELL_Y2 ( .A(NET_Y02), .B(NET_Y03), .Y(NET_Y04));
....
```

```
xxAND CELL_X1 ( .A(NET01), .B(NET_X00), .Y(NET_X01));
xxAND CELL_X2 ( .A(NET02), .B(NET_X02), .Y(NET_X03));
xxOR CELL_Y1 ( .A(NET_Y00), .B(NET_Y01), .Y(CLK));
xxAND CELL_Y2 ( .A(NET_Y02), .B(NET_Y03), .Y(NET_Y04));
....
```

```
xxFF CELL_1 ( .CK(CLK), .D(NET00), .Q(NET01));
xxAND CELL_7 ( .A(NET01), .B(NET02), .Y(NET03));
xxFF CELL_4 ( .CK(CLK), .D(NET03), .Q(NET04));
xxFF CELL_3 ( .CK(CLK), .D(NET05), .Q(NET02));
....
```

FIG. 23

Original sequential circuit



New sequential circuit




FIG. 24




FIG. 25

D36 Conversion information D43 Connection information of clock pulse generator





FIG. 26

Original sequential circuit



130 ~ D11  
D52

New sequential circuit




FIG. 27




FIG. 28




FIG. 29




FIG. 30




FIG. 31




FIG. 32




FIG. 33




FIG. 34A




FIG. 34B





FIG. 35A



Replaceable because of being equivalent even if CLK is stopped so long as variation in output of memory element does not affect functions

FIG. 35B

